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A VLSI macrocell for edge-preserving video noise reduction is proposed in the paper. It is based on a nonlinear rational filter
enhanced by a noise estimator for blind and dynamic adaptation of the filtering parameters to the input signal statistics. The
VLSI filter features a modular architecture allowing the extension of both mask size and filtering directions. Both spatial and
spatiotemporal algorithms are supported. Simulation results with monochrome test videos prove its eﬃciency for many noise
distributions with PSNR improvements up to 3.8 dB with respect to a nonadaptive solution. The VLSI macrocell has been realized
in a 0.18 µmCMOS technology using a standard-cells library; it allows for real-time processing of main video formats, up to 30 fps
(frames per second) 4CIF, with a power consumption in the order of few mW.
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tures, low-power design.
1. INTRODUCTION
Noise reduction is a key issue in any video system to im-
prove the visual appearance of the images. Especially in
consumer electronics the sources of images such as video
recorders, video cameras, satellite decoders, and so on are
aﬀected by diﬀerent kinds of noise [1, 2, 3]. White Gaus-
sian distribution is usually adopted to model the noise in
case of digital video broadcasting [3] or CCD/CMOS cam-
eras [1, 2, 3] while impulsive-like noise usually aﬀects im-
ages from satellite TV decoders [2, 3]. An impulsive noise
model is also used for faulty bits during coding and trans-
mission or for video scanned from damaged films. To re-
move meaningless noise information, while preserving fine
image details, a large variety of nonlinear filtering methods
[2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12] have been proposed in liter-
ature since conventional linear filters are known to blur the
images. They typically involve weighted averaging masks in
case of Gaussian noise or order-statistic filtering in case of
impulsive one. In some cases both methods have been com-
bined to better withstand the diﬀerent noise distributions in
various video applications.
For the real-time implementation of these techniques
several solutions, based on dedicated applied specific inte-
grated circuits (ASIC) technology or software realization for
commercial digital signal processors (DSPs) have been pro-
posed [2, 6, 10, 12, 13]. The above approaches are typi-
cally aﬀected by two main drawbacks. Firstly, some of them
do not provide a noise estimation unit for a blind and dy-
namic adaptation to the input signal characteristics. Thus,
to achieve better filtering performances, the noise distribu-
tion must be known a priori or an external circuit must
be used for its estimation. Secondly, the filters are not
optimized for low-power consumption which is manda-
tory for the success of any battery-powered video applica-
tion such as wireless cameras, 3G mobile phones, and per-
sonal digital assistants to name but a few. Conventional
DSP implementations of noise smoothing filters (e.g., us-
ing a Texas Instruments C80 [6, 13] or a Philips Trime-
dia1000 [2]) require thousands of mW while the power
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budget for system-on-chip (SoC) video communications ter-
minals (implementing a video codec plus pre/postfiltering
units) is often bounded to few hundreds of mW [14, 15].
Reducing power consumption is also a key issue in highly
integrated SoC to avoid heat removal problems requir-
ing the use of costly packaging and cooling mechanisms.
Therefore, the realization of cost-eﬀective SoC video com-
munication terminals requires the integration of a low-
power filtering coprocessor (tens of mW) based on a mod-
ular architecture with automatic tuning and designed as
an intellectual property (IP) macrocell to enable design
reuse.
To address the above issues in this paper we present
a very large scale integration (VLSI) architecture for edge-
preserving noise reduction in diﬀerent video applications.
It is based on a rational filter enhanced by a noise es-
timator for blind and dynamic adaptation to the input
signal characteristics. Implemented in a 0.18 µm, 1.6 V
CMOS technology using a standard-cells library, the cir-
cuit minimizes power consumption in the order of few
mW while keeping real-time processing for the main video
formats. After this introduction, Section 2 describes the
nonlinear adaptive algorithm adopted for noise reduc-
tion. Section 3 details its mapping into a power-optimized
VLSI architecture. Section 4 discusses the characteristics
of the achieved CMOS implementation and analyzes the
algorithmic performance of the VLSI filter applied to
monochrome test videos. Finally, conclusions are drawn in
Section 5.
2. NONLINEAR ADAPTIVE NOISE
REDUCTION ALGORITHM
2.1. Nonlinear noise reduction filter
The proposed algorithm is based on the class of rational
filters that is a powerful tool for edge-preserving smooth-
ing of diﬀerent types of noise. A rational operator is ba-
sically a nonlinear lowpass filter with variable cut-oﬀ fre-
quency and is expressed as a ratio of two polynomial func-
tions: a built-in edge sensor (denominator) modulates the
coeﬃcients of a linear lowpass filter (numerator) to limit
its action in presence of image details. Thus, meaningless
noise information can be removed without blurring picture
edges. Both spatial (4 filtering directions [5]) and spatio-
temporal (5 to 13 filtering directions [6]) processing can
be adopted. Equation (1) shows the general expression of
a spatio-temporal rational filter working on 3 × 3 sample
masks centred on the pixel to be filtered Xt0 (belonging to
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Figure 1: Pixels and set of directions considered for the temporal







Figure 2: Pixels and set of directions considered for the spatial pro-
cessing on a 3× 3 sample mask.
respectively,
Yt0 = Xt0 +
∑
i, j∈S






























With reference to the filter expression proposed in (1),
Figures 1 and 2 show pixels and sets of directions consid-
ered for the temporal (Figure 1, up to 9 filtering directions)
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and spatial (Figure 2, up to 4 filtering directions) processing.
To optimize filtering performance the coeﬃcients in (1) (bi,
bj , bh, bp, a0, KS, KT) have to be properly selected according
to the noise distribution: Gaussian, contaminated-Gaussian,
[16] or impulsive noise.
The rational algorithm has been selected since, as proved
in [2, 4, 5, 6], it outperforms a large variety of linear and
nonlinear (e.g., sigma filter, center-weighted median filter, L-
filters) methods [7, 8, 9, 10, 11] in terms of computational
complexity versus noise reduction trade-oﬀ. Moreover, it is
characterized by a regular computational flow (i.e., the ratio
of two polynomial functions) that simplifies hardware im-
plementation through VLSI array processing. To better un-
derstand the VLSI mapping of the algorithm the expression
of the filter in (1) can be rewritten as reported in (2) (case of
3 × 3 sample masks). Equation (2) shows that the backbone
of the nonlinear algorithm is a set of 3-tap (Z-tap for generic
Z × Z sample masks) linear filters (LF): one LF for each
spatial or temporal filtering direction. The LF outputs are
weighted by nonlinear terms (βi, j and βh,p) produced accord-
ing to the diﬀerence of proper control pixels, spatial (Xti and




p ) neighbours of the pixel to
be processed Xt0.






































The rational algorithm features a modular structure allowing
the extension of the filtering directions and/or the number of
LF taps by the iterative use of a single filtering macrocell or
by the cascade of several macrocells.
As an example of the extension of processing directions,
the spatio-temporal algorithm with 13 directions in (2), fac-
torized as reported in (3a) and (3b), can be implemented in
two iterative steps by a single filtering macrocell supporting
in parallel up to 9 filtering directions.




























According to the above factorization the algorithm in (2) can
be also implemented by cascading twomacrocells supporting
in parallel up to 4 (the first filter) and 9 (the second filter)
processing directions: in this case the first filter implements
the spatial part of the algorithm (denoted as in (3a)) while
the second filter implements concurrently the temporal part







Figure 3: Pixels and set of directions considered for the spatial pro-
cessing on 5× 5 sample masks.
As an example of the extension of LF taps, the rational
algorithm in (4) (5-tap LFs and 4 spatial directions reported
in Figure 3), factorized as reported in (5a) and (5b), can be
implemented by the iterative use of a single macrocell sup-
porting 3-tap LFs and 4 processing directions. According to
the factorization in (5a) and (5b), the algorithm in (4) can
be also implemented by the cascade of two macrocells (each
supporting only 3-tap LFs) working concurrently.












































Therefore, given a generic filtering macrocell supporting
the elaboration of Z-tap LFs andD processing directions, the
cascade of F macrocells or the iterative use for F steps of a
single macrocell allow the implementation of rational algo-
rithms characterized by: (i) Z-tap LFs and F × D filtering
directions; (ii) F × Z-tap LFs and D filtering directions.
2.3. Data flow organization
The expression of the algorithm reported in (2) refers to the
processing of one output pixel Yt0 using a filtering mask cen-
tred on the input pixel Xt0. The processing of a whole frame is
obtained by applying the expression in (2) to all pixels in the
frame, scanned in raster (row-by-column) mode. This way,
as it emerges from Figure 4, the filtering masks centred on
successive input pixels Xtn and X
t
n+1 are overlapping; 6 pixels
out of 9 for 3×3masks. A local buﬀer (i.e., a copy of the over-
lapping data) can be inserted to exploit data reuse and reduce
by a factor of 3 the frequency of data transfers between the
background frame memories and the filter. As widely proved
in literature [17, 18, 19], the insertion at algorithmic level
of such data copies enables, at architectural level, the reduc-
tion of power consumption during I/O data exchange with
1924 EURASIP Journal on Applied Signal Processing
Xn Xn+1




Figure 5: Filtering mask when elaborating the pixel in the top-left
corner of a frame.
external frame memories (which entails the major contri-
bution to power consumption in multimedia systems). The
proposed approach implements a horizontal window over-
lapping.1
Due to the usage of 3 × 3 filtering masks centred on the
pixel to be processed a problem arises when handling the im-
age border: the values of the pixels beyond the border are
missing. To overcome this problem we envisage a replication
of the image border. As an example, Figure 5 shows the 3× 3
sample mask adopted to elaborate the pixel in the top-left
corner of a frame (XA within the white box): the missing
pixels within the shaded boxes are obtained as a copy of the
neighbouring pixels located within the image (white boxes).
2.4. Adaptive filter scheme
Simulation results incorporating synthetic and real-world
noise show that the optimal set of filtering parameters de-
pends on the type of noise. Therefore a noise estimation step
has been inserted to adaptively select the best set of coeﬃ-
cients for the filter reported in (2). The noise estimator re-
ceives as input the diﬀerence between the original noisy im-
age and the image processed using the nonlinear filtering al-
gorithm. Starting from these samples, some noise parameters
such as variance (σ2), mean value (µ), and 4th central mo-
ment of data (µ4) are firstly evaluated; then, noise statistics
are compared to proper thresholds to discriminate the dif-
ferent distributions and select the optimal set of filter coeﬃ-
1As proved in [17, 18] other possibilities of data flow organization (and
design of a memory hierarchy between background frame memories and
data paths of the video processor) exist enabling also vertical window over-
lapping (not supported in the current filter implementation).
cients. To reduce the computational and data transfer work-
load of the noise estimator the estimation technique is based
on the assumption that the type of noise uniformly applies
over every individual image of the sequence. Accordingly,
only a part of every image needs to be analyzed. A 32 × 32
pixel subimage, obtained by subsampling (drop of every sec-
ond sample) a 64 × 64 area positioned on the centre of
the frame, was selected by computer simulations as the best
trade-oﬀ between computational complexity and estimation
accuracy. The algorithmic performance of the proposed fil-
ter is analyzed in Section 4.2 by comparing results achieved
when the filter coeﬃcients are either adapted using noise es-
timation, or kept fixed during processing time, whereas finite
precision arithmetic conditions related to VLSI architecture
implementation are taken into account in both cases.
3. VLSI ARCHITECTURE
3.1. Architecture overview
The nonlinear adaptive noise reduction algorithm described
in Section 2 is implemented by a VLSI filtering macrocell
whose global architecture is sketched in Figure 6. This archi-
tecture is made up of the following building blocks:
(i) a programmable nonlinear filtering core implement-
ing the algorithm in (2);
(ii) a unit for noise estimation and filter tuning;
(iii) memory resources for data flow management, includ-
ing also the local input buﬀer that implements the hor-
izontal window overlapping described in Section 2.3;
(iv) a control unit2 that provides all relevant control signals
(dashed lines in Figure 6).
The programmable nonlinear filter block in Figure 6 is im-
plemented by the circuit sketched in Figure 7. The core of this
circuit is an array of 3-tap programmable LFs (LF in Figure 7
and (2)) processing the input samples of 3× 3 masks centred
on the pixel to be filteredXt0. Each LF is realized using a carry-
save multiplier (see Section 3.3 for further details) cascaded
by an accumulator unit. The relevant outputs are weighted by
nonlinear terms produced according to the absolute diﬀer-
ence (AD in Figure 7) of suitably chosen pixels (“control pix-







1 and 2 and (2)). The results of all filtering directions are pro-
vided to the adder tree that produces the final output value.
The adder tree unit is followed by a programmable output
stage that allows the extension of both mask size and filter-
ing directions. The circuit of Figure 7 processes concurrently
up to 5 filtering directions supporting both spatial (4 direc-
tions [5]) and spatio-temporal (5 directions [6]) rational al-
gorithms. Following the approach described in Section 2.2,
the extension of bothmask size and processing directions can
be obtained by a cascade of filtering circuits or by the iterative
2The control logic managing the communication between the architec-
ture and the external frame memories is not included. In its current imple-
mentation the proposed VLSI macrocell acts as a slave when integrated in a
SoC video device.
























































































Figure 7: Core of the programmable nonlinear filter implemented in VLSI.
use of a single unit. The preferredmode can be selected by the
user by proper programming of the output stage according to
the modes and parameters settings specified in the bottom-
right corner of Figure 7. In the first “cascade” mode, by ex-
ploiting architectural parallelism, real-time processing can be
achieved with reduced clock speed and reduced supply volt-
age thus minimizing power consumption. In the second “it-
erative”mode the adoption of a single filtering unit allows for
silicon area minimization. For instance, starting from the cir-
cuit in Figure 7 the spatio-temporal rational algorithm with
13 filtering directions in [6] can be implemented using 3 pro-
cessing iterations of a single unit, by selecting the “basic”
mode configuration of the output stage for the first iteration,
and the iterative mode for the remaining iterations. Alterna-
tively, it is also possible to cascade 3 units, by selecting the
basic mode for the first stage, and the cascade mode for the
remaining stages of the cascaded structure.
The unit for noise estimation and filter tuning in
Figure 6 implements the adaptive control scheme proposed
in Section 2.4. With reference to a 32 × 32 pixel subimage
positioned on the centre of the frame (see Section 2.4), the
noise estimator receives as input the diﬀerence between the
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pixels of the original noisy image and the pixels of the fil-
tered image. A first in first out (FIFO) buﬀer (see Figure 6) is
used to ensure data synchronization at the input of the noise
estimator. Starting from these samples, some noise param-
eters such as variance (σ2), mean value (µ), and 4th central
moment of data (µ4) are firstly evaluated; then, noise statis-
tics are compared to proper thresholds to discriminate the
diﬀerent distributions and select the optimal set of filter co-
eﬃcients. A clock-gating strategy is applied to reduce power
consumption: if the target is only to discriminate short-tailed
from long-tailed distributions, then the knowledge of σ2 and
µ is enough and the circuitry for µ4 computation is pow-
ered down. Otherwise, when the video application requires
a more detailed tuning of the filter, µ4 is evaluated and com-
pared to σ4 to discriminate among Gaussian (µ4 ∼ 3σ4), con-
taminated Gaussian (µ4 > 3σ4) and impulsive noise (µ4 
3σ4). The latter approach is similar to the one presented in
[2].
In the proposed adaptive scheme the estimation of the
noise statistics for the current frame t occurs concurrently to
the filtering of the same frame t. When processing a video se-
quence, several strategies can be devised to select the optimal
set of filter coeﬃcients for each frame. The VLSI architec-
ture described in this paper supports two diﬀerent strategies.
According to the first strategy, adopted for tests described
in Section 4.2, each current frame t of the video sequence
is filtered once and the selection of the filter coeﬃcients is
based on the noise statistics estimated when processing the
previous frame t − 1. According to the second strategy, each
frame t of the video sequence is filtered at least twice. During
the first filter application, the filter coeﬃcients are selected
according to the noise statistics estimated while processing
the previous frame t − 1. During the second filter applica-
tion, the filter coeﬃcients assigned to frame t are selected ac-
cording to the noise statistics estimated for the same frame
t during the first filter application. The first strategy leads to
costs, expressed in terms of computational complexity and
data loading, that are twice lower (B times lower in case of
B successive filter applications) than for the second strategy.
If the type of noise remains the same over all frames of the
video sequence, the quality of the noise reduction is simi-
lar for both strategies. However, as it will be further detailed
in Section 4.2, when the noise type changes over frames of
the video sequence, the first strategy is less eﬀective regard-
ing noise reduction.
3.2. Nonlinear weight generation
To avoid the use of power-consuming divider and square
operators, the generation of the nonlinear weights (βi, j and
βh,p in (2)) is based on a lookup table (LUT) approach as
in [2, 6]. In this work, for each filtering direction 6 possi-
ble LUTs are defined, each optimized for a diﬀerent noise
distribution (Gaussian, contaminated-Gaussian [16], or im-
pulsive noise) and for both spatial and spatio-temporal pro-
cessing. As an example, Figure 8 represents the shape of the
generic nonlinear term βi, j in (2) versus the absolute diﬀer-
ence of the control pixels Xti and X
t
j considering 8-bit in-




Figure 8: Shape of the generic nonlinear term βi, j in (2), with KS =
10−3.
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Figure 9: Approximation of the generic nonlinear term using the
LUT approach.
put pixels and KS = 10−3. Figure 9 shows its representation
when using quantization levels stored in an LUT. In Figure 9
the term βi, j is approximated by a staircase-shaped func-
tion3 obtained after subdivision of the horizontal axis into 8
nonuniformly distributed intervals, whereas the vertical axis
is homogeneously quantized into 64 levels. The higher the
number of horizontal intervals and vertical quantization lev-
els, the higher the approximation accuracy of the curve in
Figure 8 and the circuit complexity (number of comparators
in Figure 7 and size of the LUT). More precisely, each LUT
contains P words of L bits, thus resulting in a global size of
P × L bits, where P indicates the number of horizontal inter-
vals considered in Figure 9, whereas the number of vertical
quantization levels is specified by 2L (with P = 8 and L = 6
in Figure 9).
3In the reported example βi, j is equal to: 1 when |Xti − Xtj | ranges from
0 to 7, 53/64 when |Xti − Xtj | ranges from 8 to 15, 43/64 when |Xti − Xtj |
ranges from 15 to 23, 1/2 when |Xti − Xtj | ranges from 24 to 31, 21/64 when
|Xti − Xtj | ranges from 32 to 47, 13/64 when |Xti − Xtj | ranges from 48 to 63,
6/64 when |Xti − Xtj | ranges from 64 to 127, and 2/64 when |Xti − Xtj | ranges
from 128 to 255.
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The approach proposed in Figure 9 exploits a nonuni-
form distribution of the horizontal intervals to increase the
processing accuracy while limiting the LUT size. As widely
proved in the field of video coding, the input pictures of
typical video applications are characterized by high level of
spatial correlation. The absolute diﬀerences of neighbour-
ing input pixels (such as Xti and X
t
j in (2)) are concen-
trated in the first half, 0–127, of the whole range of possi-
ble values 0–255. Tests with pictures extracted from diﬀer-
ent video sequences (e.g., Akiyo, Foreman, Basketball, and
Coastguard) prove that only a low percentage of the ab-
solute diﬀerences |Xti − Xtj| is in the range 128–255. As a
consequence, concentrating the horizontal intervals around
low values of the range 0–255 leads to a more eﬃcient es-
timation of the βi, j term compared to a uniform distribu-
tion. For instance, computer simulations demonstrate that
the noise reduction performances of the whole filter when
adopting the 8 horizontal intervals in Figure 9, delimited by
the values (0, 8, 16, 24, 32, 48, 64, 128), or adopting 32 hor-
izontal intervals with a fixed step, delimited by the values
(0, 8, 16, 24, 32, 40, . . . , 248), are roughly the same. The for-
mer case with nonuniform distribution entails a LUT size 4
times lower than the latter case with a uniform distribution.
The above approach, described for βi, j , is also applicable to
the nonlinear term βh,p, in which case the nonuniform distri-
bution of the intervals exploits the temporal data correlation
typically occurring in video sequences.
3.3. Multiplier optimization
The optimization of the multiplier is a main issue for the
cost-eﬀective design of VLSI filters since it usually represents
the bottleneck in terms of circuit complexity and process-
ing speed. This is in particular the case of parallel archi-
tectures, similar to the one described in Figure 7, in which
the same multiplier unit is instantiated several times. Many
architectures have been proposed in literature [20] to im-
plement multiplications with diﬀerent trade-oﬀs between
circuit complexity and processing speed depending on the
operand types (range of possible values, number of bits for
each value). For the proposed video filter we have designed
and compared two diﬀerent multipliers: (i) carry-save mul-
tiplier (based on a cascade of carry-save adders); (ii) ROM-
based multiplier (all the results of the multiplication between
the input samples and the set of filter coeﬃcients are pre-
calculated and stored in a ROM). Figures 10 and 11 compare
their performance in terms of circuit complexity and pro-
cessing time (and its inverse, the maximum processing fre-
quency) for diﬀerent bit sizes N andM of the operands. Re-
ported values have been extracted from gate-level synthesis
results in a 0.18 µmCMOS technology using a standard-cells
library. The filter proposed in Figure 7 involves two types of
multiplications: (i) input pixels multiplied by the coeﬃcients
of the LF; (ii) LF outputs multiplied by the nonlinear coeﬃ-
cients β.
For multimedia systems the incoming video frames are
represented with a resolution from 4 to 12 bits/pixel [21], the
typical value being 8 bits/pixel. Accordingly, the number of
bits N assigned to the frame pixels, and the number of bits
Carry-save
ROM-based
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Figure 11: Processing time for carry-save and ROM-based N ×M
bits multipliers.
M considered for the filter coeﬃcients, are specified within
ranges 4 to 12 and 1 to 10, respectively, in order to evaluate
the complexity and processing time in Figures 10 and 11. For
M = 1 the N × 1 bits multiplication is merely realized using
an N-bit AND gate.
In the ROM-based approach the circuit complexity in-
creases exponentially with the size of the operands (see
Figure 10) while the processing time, for the considered
operand range and CMOS technology, is roughly estimated
as being constant (see Figure 11), and limited by the read ac-
cess time of the ROM. On the contrary the carry-save mul-
tiplier is characterized by a linear increase of both circuit
complexity (Figure 10) and processing time (Figure 11) ver-
sus the size of the operands. The ROM-based approach is
suitable for low-cost, low-quality video applications since the
small number of used bits can be exploited to reduce circuit
complexity with respect to the carry-save technique (N ×M
bits multiplications up to 6 × 4 or 4 × 6 bits) achieving
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Table 1: Resulting PSNR (dB) for diﬀerent statistical noise sources.
Video signal
Type of statistical noise aﬀecting the video signal
Gaussian Contaminated Gaussian Impulsive
Original noisy video signal 25.22 14.58 18.11
Output video signal filtered by the proposed algorithm 28.61 23.29 26.39
Output video signal filtered by the algorithm [6] 28.61 23.36 26.01
a computational throughput of roughly 120MHz. For higher
operand sizes the carry-save operator minimizes circuit com-
plexity. The processing speed is enough for the target applica-
tions of the proposed filter (compare the results in Figure 11
to the clock frequency requirements reported in Section 4.1
for the noise smoothing of main video formats). Therefore
the carry-save approach has been selected to implement the
VLSI filter architecture.
4. PERFORMANCE OF THE ACHIEVED
CMOS IMPLEMENTATION
4.1. CMOS implementation results
The whole VLSI filter architecture is conceived as a para-
metric IP macrocell according to a design reuse policy. All
parameters of the very high speed integrated circuits hard-
ware description language (VHDL) description such as word
lengths of internal and I/O data paths, LUT size, number of
LF taps, and comparators can be modified before logic syn-
thesis by the IP user integrator to achieve the desired balance
between circuit complexity and filtering performances.
The VLSI macrocell has been synthesized, within the
SynopsysTM CAD environment, in a 0.18 µm, 6 metal level
CMOS technology using a standard-cells library. The follow-
ing set has been considered for the VHDL parameters: 5 fil-
tering directions, 3-tap programmable LFs, 8-bit I/O pixels,
and 30 diﬀerent LUTs (6 for each filtering direction) of 48
bits (P = 8 words of L = 6 bits).
The circuit complexity amounts to roughly 20 Kgates (6
Kgates for noise estimation, 13 Kgates for the nonlinear fil-
ter, and 1 Kgate for control logic) plus 180 bytes of ROM
and about 10 Kbits of a low-power SRAM. It is noticed that
40% of the filter core complexity is due to the carry-save
multipliers: with reference to Figure 7, 8 × 6 bits multipli-
ers for the LF array and 12 × 6 bits multipliers for the non-
linear weights β. The computational throughput is up to 0.5
samples/cycle. The circuit clock frequency, required for the
real-time processing of 30 fps QCIF (176 × 144 pixels), CIF
(352×288 pixels), and 4CIF (704×576 pixels) video formats,
amounts to 2.28, 9.12, and 36.48MHz, respectively. The av-
erage power consumption (extracted from gate-level simula-
tions of diﬀerent test video sequences using Synopsys Power
Compiler tool) is 1.1mW for 30 fps QCIF, 2.3mW for 30 fps
CIF, and 7.1mW for 30 fps 4CIF. The power consumption
results refer to the gate-level synthesis of the whole architec-
ture described in Figure 6 (not including the contribution of
the clock tree and the I/O pad capacitances) in the 0.18 µm
CMOS technology considering a supply voltage of 1.6 V and
a temperature of 85C◦. The above results are very interest-
ing when compared to known implementations of nonlinear
noise reduction filters [2, 6, 10, 12, 13]. The low complex-
ity of the proposed macrocell is also suitable for realization
into field programmable gate array (FPGA) technology. The
VLSI macrocell has been synthesized, without any optimiza-
tion for the specific device, on a Xilinx XCV1000 (0.22 µm, 5
metal levels) occupying 15% of the available FPGA hardware
resources.
4.2. Algorithmic performance analysis
To assess the algorithmic performance of the VLSI macro-
cell (architecture with finite precision arithmetic using the
VHDL parameter configuration described in Section 4.1)
several tests have been carried out using monochrome
(greyscale 8 bits/pixel) input sequences. For test sequences
originally furnished in color, the greyscale images have been
obtained from the luma components discarding the chroma
samples. Each frame of a video sequence is filtered once
and the selection of its processing coeﬃcients is based on
the noise statistics estimated when elaborating the previous
frame.
Table 1 compares, for several input noise statistics, the
performance of the proposed IP macrocell to a software im-
plementation of the 3D nonlinear filter presented in [6]. The
noise type is the same for all the frames of the input video
sequence. Reported values refer to the average peak signal-
to-noise ratio (PSNR), evaluated on whole frames, obtained
for the spatio-temporal processing of the Basketball test se-
quence. The results of Table 1 show that the proposed VLSI
macrocell achieves the same good filtering performances of
the algorithm in [6]. Similar results have been obtained for
other test video sequences (e.g., Akiyo, Coastguard, Fore-
man, and Miss America).
Figure 12 shows the improvement of the adaptive filter
scheme versus the fixed one in case of videos with rapidly
changing noise statistics. The input video is the Basket-
ball sequence corrupted with additive Gaussian (frames 1 to
5), impulsive (frames 6 to 10), and contaminated-Gaussian
(frames 11 to 15) noise distributions. More precisely, this
figure shows the diﬀerence between the PSNR of the se-
quence filtered using the VLSI macrocell with adaptive fil-
ter tuning, response curve labelled “Adaptive” in Figure 12,
and the PSNR of the sequence filtered using the same
macrocell without noise estimation and adaptive tuning, re-
sponse curve labelled “Fixed” in Figure 12. Both adaptive
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and fixed cases implement the spatial algorithm (4 direc-
tions depicted in Figure 2) under the same finite preci-
sion arithmetic conditions. The three curves in Figure 12
refer to diﬀerent settings of the fixed filter scheme opti-
mized for Gaussian (triangles), impulsive (squares), and
contaminated-Gaussian noise (circles). The adaptive scheme
is initialized with a set of parameters tailored for the Gaus-
sian statistics.
In frames 1 to 5 of Figure 12, when the noise type is Gaus-
sian, the performance of the adaptive filter versus the fixed
one is roughly independent from the temporal succession
of the frames since the adaptive scheme is initialized with
a set of parameters tailored for the Gaussian distribution
(the PSNR improvement is equal to its maximum value of
2 dB versus fixed-contaminated Gaussian, 1 dB versus fixed
impulsive, and 0 dB versus fixed Gaussian). When in frame
6 the noise type changes from Gaussian to impulsive, the
adaptive filter selects the processing coeﬃcients according to
the noise type estimated in frame 5, corresponding to Gaus-
sian type. Therefore the performance of the adaptive filter
is the same as for the fixed-Gaussian noise, as confirmed by
the PSNR improvement of 0 dB observed for frame 6, and
it is slightly worse than the performance achieved for fixed-
impulsive noise, as indicated by the negative PSNR improve-
ment obtained for frame 6. The noise type aﬀecting the input
video frames remains the same over frames 6 to 10, hence the
noise estimation is gradually refined to let the set of filter co-
eﬃcients stabilize around optimal values, as observed for the
frames 8 to 10. The PSNR improvement versus fixed schemes
is then maximum, amounting to 0 dB versus fixed-impulsive
noise, 1 dB versus fixed-contaminated Gaussian noise, and
2 dB versus fixed-Gaussian noise, respectively. Similar re-
sults are obtained when the noise type changes from impul-
sive to contaminated-Gaussian noise over frames 11 to 15,
with a maximum PSNR improvement of 0 dB versus fixed-
contaminated Gaussian noise, 1 dB versus fixed-impulsive
noise, and 3.8dB versus fixed-Gaussian noise, respectively.
Globally considered for the given example, it is shown that
even in case of a video sequence with rapidly changing noise
statistics, the proposed adaptive noise reduction algorithm
applied using the first strategy defined in Section 3.1 leads to
an improvement of the PSNR up to 3.8dB with respect to
a nonadaptive solution. It is worth noting that the diﬀerent
video noise distributions reported in Table 1 and Figure 12
are generated according to the mathematical models pro-
posed in [16].
5. CONCLUSIONS
A VLSI filter architecture for video noise reduction is pre-
sented in the paper. Based on a nonlinear rational opera-
tor the filter is enhanced by a noise estimator for blind and
dynamic adaptation to the input signal characteristics. The
architecture is conceived as an IP macrocell to enable de-
sign reuse and features a modular structure allowing the ex-
tension of mask size and filtering directions. Both spatial
and spatio-temporal algorithms are supported. Realized in
Adaptive versus fixed Gaussian
Adaptive versus fixed impulsive
Adaptive versus fixed contaminated Gaussian
Gaussian Impulsive Contaminated Gaussian





















Figure 12: PSNR improvement of the adaptive filter scheme ver-
sus the fixed one; Basketball test sequence corrupted with diﬀerent
noise distributions.
0.18 µmCMOS technology using a standard-cells library, the
VLSI filter allows for real-time processing of main video for-
mats, up to 30 fps 4CIF, with a power consumption in the
order of few mW. Simulation results with monochrome test
videos prove its eﬃciency for many noise distributions with
PSNR improvements up to 3.8dB with respect to a nonadap-
tive solution. This way it represents an optimal solution for
edge-preserving noise reduction in low-power and/or high-
throughput SoC video devices. Current research activities
aim at extending the application of the proposed macrocell
to handle color images in 4:2:0 YUV format, and at con-
sidering its integration with an MPEG-4 compliant video
encoder.
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